The lifetime and stability of AlGaN/GaN heterostructure eld eect transistors at high power levels can be enhanced by introducing eld plates to reduce electric eld peaks in the gatedrain region. Simulations of the electric eld distribution along the channel using the 2D ATLAS software from Silvaco indicate that above a characteristic drain source voltage three spatially separated electric eld peaks appear, one located at the drain-side edge of the gate foot, one at the end of the drain-sided gate eld plate, and one at the end of the source shield eld plate. The close correlation between lateral electric eld and the electroluminescence due to hot electron related intra-band transitions can be very helpful when optimizing the electric eld distribution in high power devices. Electroluminescence microscopy images of devices with gate and source shield eld plate reveal the peaks located at the locations of enhanced electric eld. By studying the voltage dependence of the electroluminescence peaks the inuence of the eld plates on the electric eld distribution in source drain direction can be visualized.
Introduction
The use of AlGaN/GaN high electron mobility transistors (HEMTs) for power applications requires not only excellent performance but also long lifetimes and high voltage capability. Consequently, in-depth reliability assessments in conjunction with failure analysis using electroluminescence microscopy (ELM) have to be performed [1] . The application of ELM is not only limited to the localization of degraded areas but also allows to assess local variations of electrical parameters as leakage current [24] , threshold voltage [5] , and peak electric eld [6, 7] .
Simulations of the electric eld distribution in the gate drain region of AlGaN/GaN-HEMTs indicate that the electric eld is peaked at the drain-sided edge of the foot of the gate electrode [6, 810] . This is consistent with transmission electron microscopy (TEM) investigations [11, 12] where most of the damage has been observed to be located at this position. The lifetime and stability of AlGaN/GaN HEMTs at high power levels can be enhanced by introducing a gate eld plate to reduce the peak electric eld strength at the drain-side gate foot edge [13] . Simulations of the electric eld distribution along the channel F x using the 2D ATLAS software from Silvaco [14] indicate that above a characteristic drainsource voltage two spatially separated peaks appear, one located at the drain-side edge of the gate foot, and one at the end of the drain-sided gate eld plate [7, 8] .
As the electroluminescence (EL) in AlGaN/GaN HEMTs is related to hot electrons accelerated in the elec- * corresponding author; e-mail: martina.baeumler@iaf.fraunhofer.de tric eld in the sourcedrain direction F x , the technique oers a unique possibility to visualize the spatial distribution of F x . By imaging the EL of devices with suciently large gate eld plate length through the substrate, two spatially separated EL intensity maxima have been resolved, one located at the drain-side edge of the gate foot and the other at the end of the gate eld plate [7] . Their positions correlate well with the electric eld maxima extracted from the simulations. By varying the drainsource voltage and plotting the integrated EL intensity as a function of the electric eld in the sourcedrain direction F x , a threshold electric eld for EL emission in the range of 100150 kV cm −1 has been extracted. We proposed that radiative inter-valley transitions within the conduction band are the dominant EL-generating mechanism. Above the threshold electrons gain sucient energy to be injected into the higher-lying conduction band satellite valleys, from where they relax back into the Γ valley emitting a photon [7] .
Additional homogenization of the electric eld can be achieved by introducing source shield eld plates [13] . Figure 1 presents results from a long term high temperature reverse bias (HTRB) step stress test on eight Γ -shaped gate AlGaN/GaN-HEMTs on SiC substrate [15] . The devices were die-attached to TO220 metal packages and stressed at 150
• C in o-state. Devices with and without source shield eld plate have been compared. During the stress test the drain voltage was increased from 200 V every 100 h by 100 V up to a maximum stress voltage of 600 V. After each increase the For a detailed discussion of the dierent models for the EL emission and the corresponding references the reader is referred to Ref. [7] . (982) relative change of the dynamic R on resistance has been determined at room temperature. The dynamic R on was dened as the relative change of the on-state resistance before and after an o-state pulse at a drain voltage of 100 V for 15 s. The on-state resistance was measured at a gate voltage of 1 V and a drain current of 0.1 A. The waiting time after the o-state pulse was 0.36 s. Figure 1 shows that the shield reduces the degradation of the dynamic R on resistance during stress. The higher stability of the dynamic R on increase in devices with shield is considered to be due to a reduction of the electric eld peak at the gate terminated eld plate in the gate drain region. As a consequence the formation of slow traps in the AlGaN barrier responsible for the increase the dynamic R on resistance is likely to be reduced [16] . The close correlation between lateral electric eld and EL can be very useful when optimizing the electric eld distribution in high power devices. In this contribution we will present results from ELM and simulations of the electric eld distribution in source drain direction of devices with shield and compare those to results on devices without shield. We will show that ELM oers a unique possibility to visualize the inuence of the shield on the electric eld distribution F x .
Experimental details
AlGaN/GaN HEMTs with a drain-sided gate eld plate (GFP) and a source shield eld plate (shield) for high voltage applications have been investigated. Their relative lengths are L GFP /L G = 2 and L S /L G = 4 respectively, with L G = 2 µm being the gate length. All HEMTs possess two gate ngers (GFs) with a gate width of 200 µm each. The presented transistors are from one typical HEMT structure, which was grown on the semi--insulating 4H-SiC substrate. The growth started with an AlN nucleation and a 1.8 µm GaN buer layer. As a barrier, a 27 nm thick Al 0.23 Ga 0.77 N layer was grown, followed by a 3 nm GaN cap. Standard ohmic and the Schottky contacts were used for the drain/source and gate, respectively. Further information on the device fabrication can be found in [17] . DU934 N-BRD) . This technique allows to spatially resolve the EL maxima at the gate foot which, in the case of top-view inspection, are shaded by the contact and the eld plate metallization. The experiments were performed for on-state conditions at a gate voltage of U G = −2.7 V, about 1 V above threshold. U DS was swept from 1 to 99 V while the EL image, the drain current (I D ) and the gate current (I G ) were recorded. Further details on the experiment can be found in Ref. [7] .
3. Results Figure 2 shows the backside viewed EL images of an AlGaN/GaN HEMT with two gate ngers, recorded in on-state (U G = −2.7 V) at dierent U DS = 20, 45, and 99 V. The EL images are overlaid to the visible image recorded in transmission mode, with the metal contacts appearing in black. At U DS = 20 V both GFs reveal one EL intensity (ELI) maximum located along the drainside edge of the gate foot (ELIF). In the ELM image recorded at 45 V the appears at the end of the gate eld plate a second ELI maximum (ELIP). At U DS = 99 V a third ELI maximum (ELIS) can be observed located at the end of the shield, which is missing for devices without shield [7] . Figure 3a shows ELI proles recorded for 10 V < U DS < 99 V, plotted versus the lateral position in the source drain-direction given in units of L G . The proles were generated by integrating ELI over the gate width. The population of the conduction band satellite valleys and hence the EL intensity is determined by the magnitude of the electric eld and the resulting electron density along the channel [18] . The simulated electric eld distribution in the sourcedrain-direction is shown in Fig. 3b . The positions of the three EL peaks correlate well with those of the electric eld peaks at GF, GFP and the shield (see Fig. 2 ). Let us note that the EL peaks are broadened by the limited spatial resolution of the EL microscope. The inuence of the two eld plates GFP and the shield on the electric eld distribution F x can be summarized as follows. Up to U DS = 20 V only the F x maxima at the GF can be detected. Above 20 V a second F x is located at the GFP edge while F x at the GF edge saturates. Above 60 V a third F x maxima at the shield edge appears and F x at the GFP edge saturates. The corresponding EL maxima at the GFP and shield edge can be detected above 30 V and 80 V.
The integrated area IELI under the peaks is plotted in Fig. 4a as a function of U DS (closed symbols) . The open symbols represent the results for a transistor from the same wafer but without shield. The ELI was normalized to I D taking account for a slight decrease of I D due to self-heating at higher U DS .
The electric eld maxima F x extracted from the simulations for the corresponding U DS are plotted in Fig. 4b using the same symbols. The intensity of the EL peak at the drain-side edge of the gate foot (IELIF) saturates above 10 V due to the saturation of F x (Fig. 3b and 4b) . The EL at the end of the gate eld plate (IELIP) sets in for U DS > 30 V, increasing almost linearly with V DS , with IELIP exceeding IELIF for U DS = 42 V. For devices with shield IELIP starts to saturate above U DS = 60 V, just then when the F x peak at the shield edges starts to appear resulting in a saturation of the F x peak at the GFP edge ( Fig. 3b and 4b) . The IELI at the shield (IELIS) starts to increase above 80 V. The delayed appearance of the EL peaks is caused by the threshold behavior of the EL signal described in detail in Ref. [7] . The threshold eld for EL emission was found to be in the range of 100150 kV cm −1 .
The results in Fig. 4 present an experimental proof for the homogenization of the electric eld distribution in the gate drain region by introducing eld plates into the design of the device. EL microscopy allows us to monitor the changes in the eld distribution by evaluating the integrated EL intensity as a function of U DS . However, care has to be taken when comparing the absolute EL intensity values with the electric eld strength. When comparing the two locations at the GF and the GFP, the IELI at the GFP is enhanced with respect to the corresponding F x values. As mentioned above, the EL is attributed to hot electrons in the channel, accelerated in the electric eld. Following our suggestion from Ref. [7] that the EL emission from AlGaN/GaN HEMTs is dominated by radiative inter-valley electron transitions, the IELI is directly related to the magnitude and width of the electric eld peak (Fig. 3b) . The increased width of the F x peak at the position of the GFP (as shown in Fig. 3b ) promotes a larger fraction of channel electrons to occupy the satellite valleys when travelling through the high electric eld region located at the eld plate edge. As a result, we observe an enhancement of the EL emission with increasing U DS at this location in the channel.
It should be noted, as follows from simulations, that the lateral electric eld distribution dramatically depends on the trap density at the GaN/SiN passivation layer interface. The latter is closely related to the polarization induced charge σ pol at the AlGaN/GaN interface [19] . In our simulations we used donor-like traps with the concentration equal to σ pol . The assumption is validated by the results presented in this paper. However, a dierent passivation method might result in a variation of the trap concentration [20] which can be estimated by a comparative study with our technique.
Conclusion
We have investigated the inuence of dierent eld plate congurations on the electric eld distribution in AlGaN/GaN HEMTs by monitoring the EL emission. For HEMT structures with a long gate and source shield eld plate, we have observed three peaks in the ELI distribution along the channel underneath the drain side of the gate nger and the source shield eld plate. The location of these three ELI peaks perfectly correlate with the simulated lateral prole of the electric eld which reveals three high electric eld regions, namely at the drain-sided gate foot and the eld plate edges, respectively. By investigating the EL emission in dependence on the drain-source voltage, we were able to monitor the homogenization of the electric eld distribution in the gate drain region by using eld plates.
